

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results		2006		BROWSE SE	ARCH	IEEE XPLORE GUIDE
Your search	"(interconnect <in>metach matched 15 of 1227909 on of 100 results are display</in>	locuments.		toroidal <in>metadata)" e, sorted by Relevance in Desc</in>	e nding order.	⊠ e-mail
» Search O	ptions					
View Sessi	on History			earch		
New Search		(inter	con	nect <in>metadata) <and> (toroidal</and></in>	<in>metadata)</in>	>>
			hed	k to search only within this resul	ts set	
» Key		Displ	ay	^c ormat: 🥷 Citation 🤼 Ci	tation & Abstra	ct
IEEE JNL	IEEE Journal or Magazine	Select	A	ticle information		
IEE JNL	IEE Journal or Magazine					
IEEE CNF	IEEE Conference Proceeding	m	1.	Upgrade of DIII-D toroidal mag Petrach, P.M.; Rouleau, A.R.; M	cNulty, R.D.; f	Patrick, D.B.; Walin, J.L.;
IEE CNF	IEE Conference Proceeding			Fusion Engineering, 1993., 15th IEEE/NPSS Symposium on Volume 2, 11-15 Oct. 1993 Page(s):893 - 896 vol.2 Digital Object Identifier 10.1109/FUSION.1993.518468		
IEEE STD	IEEE Standard			<u> AbstractPlus</u> Full Text: <u>PDF(</u> 29		
			2.	The multiturn half-loop antenr Zhou, G.; Smith, G.S.; Antennas and Propagation, IEE Volume 42, Issue 5, May 1994 Digital Object Identifier 10.1109/ AbstractPlus Full Text: PDF(38	E Transactions Page(s):750 - /8.299578	754
			3.	A fault current limiter in toroic Okazaki, T.; Evans, P.D.; Applied Superconductivity, IEEE Volume 9, Issue 2, Part 1, Jun Digital Object Identifier 10.1109/ AbstractPlus References Full	E Transactions ne 1999 Page(s 177.783384	on s):668 - 671
		m	4.	High-performance inductors u Scott, K.L.; Hirano, T.; Yang, H.; Microelectromechanical System Volume 13, Issue 2, April 2004 Digital Object Identifier 10.1109/	; Singh, H.; Ho s, Journal of Page(s):300 - /JMEMS.2003.	we, R.T.; Niknejad, A.M.; 309 823234
				AbstractPlus References Full	Text: <u>PDF</u> (968	BKB) IEEE JNL
		n	5.	Efficient oblivious parallel sor Brockmann, K.; Wanka, R.; System Sciences, 1997, Procee Volume 1, 7-10 Jan. 1997 Page Digital Object Identifier 10.1109/ AbstractPlus Full Text: PDF(90	edings of the The e(s):200 - 208 v /HICSS.1997.6	nirtieth Hawaii International Conf vol.1 67215
			6.	, and and a	,	

Exemplar

Castaneda, R.; Xiaodong Zhang; Hoover, J.M., Jr.: Computer Design: VLSI in Computers and Processors, 1997, ICCD '97, Proces IEEE International Conference on 12-15 Oct. 1997 Page(s):258 - 266 Digital Object Identifier 10.1109/ICCD.1997.628877 AbstractPlus | Full Text: PDF(1020 KB) IEEE CNF 7. Study on diffusion of the vertical magnetic field in the toroidal stabilizing plasma of the ZT-40M reversed field pinch device Vogel, H.; Preis, H.; Magnetics, IEEE Transactions on Volume 19, Issue 6, Nov 1983 Page(s):2482 - 2485 AbstractPlus | Full Text: PDF(384 KB) | IEEE JNL 8. Mechanical modeling of the ITER toroidal field coils shear keys behavior. choice of key mock-up for electrical insulation testing on the basis of nur Bondarchuk, E.; Krasnov, S.; Krivchenkov, Y.; Panin, A.; Magnetics, IEEE Transactions on Volume 32, Issue 4, Part 1, July 1996 Page(s):3024 - 3027 Digital Object Identifier 10.1109/20.511513 AbstractPlus | Full Text: PDF(292 KB) IEEE JNL 9. Performance limits for processor networks with divisible jobs **~** Bataineh, S.; Robertazzi, T.G.; Aerospace and Electronic Systems, IEEE Transactions on Volume 33, Issue 4, Oct. 1997 Page(s):1189 - 1198 Digital Object Identifier 10.1109/7.625112 AbstractPlus | References | Full Text: PDF(844 KB) | IEEE JNL 10. Performance Implications of Periodic Checkpointing on Large-Scale Clus ____ Oliner, A.J.; Sahoo, R.K.; Moreira, J.E.; Gupta, M.; Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEI 04-08 April 2005 Page(s):299b - 299b Digital Object Identifier 10.1109/IPDPS.2005.337 AbstractPlus | Full Text: PDF(216 KB) IEEE CNF 11. Loss characterization in micro-cavities using the thermal bistability effec ____ Rokhsari, H.; Spillane, S.M.; Vahala, K.J.; Biophotonics/Optical Interconnects and VLSI Photonics/WBM Microcavities, 20 **LEOS Summer Topical Meetings** 28-30 June 2004 Page(s):2 pp. Digital Object Identifier 10.1109/LEOSST.2004.1338754 AbstractPlus | Full Text: PDF(282 KB) IEEE CNF 12. Modal properties of toroidal microcavities ____ Spillane, S.M.; Kippenberg, T.J.; Vahala, K.J.; Biophotonics/Optical Interconnects and VLSI Photonics/WBM Microcavities, 20 **LEOS Summer Topical Meetings** 28-30 June 2004 Page(s):2 pp. Digital Object Identifier 10.1109/LEOSST.2004.1338733 AbstractPlus | Full Text: PDF(249 KB) IEEE CNF 13. ABL-tree: a constant diameter interconnection network for reconfigurable [arrays capable of distributed communication Tsuda, N.; Defect and Fault Tolerance in VLSI Systems, 2001. Proceedings. 2001 IEEE II Symposium on 24-26 Oct. 2001 Page(s):143 - 148 Digital Object Identifier 10.1109/DFTVS.2001.966763

AbstractPlus | Full Text: PDF(246 KB) IEEE CNF

14. Capacity of a multihop mesh arrangement of radio cells connected by fre

Krishnamurthy, S.V.; Acampora, A.S.;

Personal, Indoor and Mobile Radio Communications, 2001 12th IEEE Internation

Volume 2, 30 Sept.-3 Oct. 2001 Page(s):G-49 - G-54 vol.2

Digital Object Identifier 10.1109/PIMRC.2001.965319

AbstractPlus | Full Text: PDF(705 KB) | IEEE CNF

15. Two-dimensional optical interconnect between CMOS IC's

Vanwassenhove, L.; Baets, R.; Brunfaut, M.; Van Campenhout, J.; Hall, J.; Eb. Melchior, H.; Neyer, A.; Thienpont, H.; Vounckx, R.; Van Koetsem, J.; Herema T.; Litaize, D.;

Electronic Components and Technology Conference, 2000. 2000 Proceedings 21-24 May 2000 Page(s):231 - 237

Digital Object Identifier 10.1109/ECTC.2000.853155

AbstractPlus | Full Text: PDF(532 KB) IEEE CNF

Help Contact Us Privacy &:

© Copyright 2005 IEEE --

III inspec



Home | Login | Logout | Access Information | Ale:

Welcome United States Patent and Trademark Office

BROWSE

SEARCH

IEEE XPLORE GUIDE

View Search Results | * Previous Article | Next Article *

[⊠e-i

Access this document

Full Text: PDF (392 KB)

Download this citation

Choose Citation

Download EndNote,ProCite,RefMan

» Learn More

Rights & Permissions



» Learn More

Physical planning of on-chip interconnect architectures

Hongyu Chen Bo Yao Feng Zhou Chung-Kuan Cheng Dept. of Comput. Sci. & Eng., Univ. of California, La Jolla, CA, USA

This paper appears in: Computer Design: VLSI in Computers and Processors, 2002. I IEEE International Conference on

Publication Date: 16-18 Sept. 2002

On page(s): 30 - 35 Number of Pages: xx+533

ISSN: 1063-6404

INSPEC Accession Number: 7502439

Digital Object Identifier: 10.1109/ICCD.2002.1106743

Posted online: 2003-01-06 15:03:00.0

Abstract

Interconnect architecture plays an important role in determining the throughput of meshe structures. We assume a mesh structure with uniform communication demand for commu commodity flow (MCF) model is proposed to find the throughput for several different routing experimental results reveal several trends: 1. The throughput is limited by the capacity of column in the mesh, simply enlarging the congested channel cannot produce better throu shape provides around 30% throughput improvement over a square chip of equal area. 2 allows 17% throughput improvement over 90-degree mesh and a 90-degree and 45-degre provides 30% throughput improvement. 3. To achieve maximum throughput on a mixed N diagonal interconnect architecture, the best ratio of the capacity for diagonal routing laye for Manhattan routing layers is 5.6. 4. Incorporating a simplified via model, interleaving die and Manhattan routing layer is the best way to organize the wiring directions on different I

Index Terms

Inspec

Controlled Indexing

circuit layout CAD system-on-chip

Non-controlled Indexing

congested channel diagonal Interconnect architecture flexible chip shape me meshed communication structures mixed Manhattan Interconnect architecture commodity flow model on-chip interconnect architectures physical planning i <u>via model</u>

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

The Y architecture for on-chip interconnect: analysis and methodology, Hongyu Chen Kahng, A.B.; Mandoiu, I.I.; Qinke Wang; Bo Yao Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on On page(s): 588-599, Volume: 24, Issue: 4, April 2005 Abstract | Full Text: PDF (1064)

√ View Search Results | ← Previous Article | Next Article →

Minspec*

Help Contact Us Privac
© Copyright 2005 IEE



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(interconnect <in>metadata) <and> (rows<in>metadata) <and> (columns<" Your search matched 19 of 1227909 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.</and></in></and></in>					
» Search Options					

» Search Options <u>View Session History</u> <u>New Search</u>		Modify Search					
			(interconnect <in>metadata) <and> (rows<in>metadata) <and> (columns<in>metadata)</in></and></in></and></in>				
		Check to search only within this results set					
» Key		Displ	ay Format: 🦸 Citation 🏈 Citation & Abstract				
ieee JNL	IEEE Journal or Magazine	Select	Article Information				
IEE JNL	IEE Journal or Magazine		4.5.411. 4.5.41				
ieee Cnf	IEEE Conference Proceeding		Rectilinear 3-D ultrasound imaging using synthetic aperture techniques Daher, N.M.; Yen, J.T.; Ultrasonics Symposium, 2004 IEEE Volume 2, 23-27 Aug. 2004 Page(s):1270 - 1273 Vol.2 Digital Object Identifier 10.1109/ULTSYM.2004.1418020				
iee onf	IEE Conference Proceeding						
IEEE STD	IEEE Standard		AbstractPlus Full Text: PDF(586 KB) 1EEE CNF				
			2. Fabrication and performance of two-dimensional matrix addressable arrayertical-cavity lasers and resonant cavity photodetectors. Geib, K.M.; Choquette, K.D.; Serkland, D.K.; Allerman, A.A.; Hargett, T.W.; Selected Topics in Quantum Electronics, IEEE Journal of Volume 8, Issue 4, July-Aug. 2002 Page(s):943 - 947. Digital Object Identifier 10.1109/JSTQE.2002.801691.				
			AbstractPlus References Full Text: PDF(263 KB) REELINE.				
			3. A 780 MHz PowerPC TM microprocessor with integrated L2 cache Bearden, D.R.; Caffo, D.G.; Anderson, P.; Rossbach, P.; Iyengar, N.; Peterser Yen; Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 20 International 7-9 Feb. 2000 Page(s):90 - 91 Digital Object Identifier 10.1109/ISSCC.2000.839704				
			AbstractPlus Full Text: PDF(222 KB) IEEE CNF				
			 Multiple Constrained Folding of Programmable Logic Arrays: Theory and De Micheli, G.; Sangiovanni-Vincentelli, A.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction Volume 2, Issue 3, July 1983 Page(s):151 - 167 				
			AbstractPlus Full Text: PDF(2424 KB) IEEE JNL				
			5. Embedding binary X-trees and pyramids in processor arrays with spanni Zicheng Guo; Melhem, R.G.; Parallel and Distributed Systems, IEEE Transactions on Volume 5, Issue 6, June 1994 Page(s):664 - 672 Digital Object Identifier 10.1109/71.285613				
			AbstractPlus I Full Text: PDF(752 KB) 1666 JNL				

AbstractPlus | Full Text: PDF(752 KB) IEEE JNL

	6. Reduced switching delay in wavelength division multiplexed two-dimensi plane optical interconnections using multiple-wavelength VCSEL arrays Leight, J.E.; Willner, A.E.;
	Lightwave Technology, Journal of Volume 14, Issue 6, June 1996 Page(s):1467 - 1479 Digital Object Identifier 10.1109/50.511676
	AbstractPlus References Full Text: PDF(1292 KB) IEEE JNL
	7. A 3.3-V single power supply 16-Mb nonvolatile virtual DRAM using a NAN technology
	Tae-Sung Jung; Do-Chan Choi; Sung-Hee Cho; Myong-Jae Kim; Seung-Keun Choi; Jin-Sun Yum; San-Hong Kim; Dong-Gi Lee; Jong-Chang Son; Myung-Sil Kwun Oh; Sung-Bu Jun; Woung-Moo Lee; Haq, E.; Kang-Deog Suh; Ali, S.B.; Solid-State Circuits, IEEE Journal of Volume 32, Issue 11, Nov. 1997 Page(s):1748 - 1757 Digital Object Identifier 10.1109/4.641697
	AbstractPlus References Full Text: PDF(248 KB) IEEE JNL
m	8. Optimising broadband signal transfer across long on-chip interconnect Veenstra, H.; van der Heijden, E.; van Goor, D.; Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 281 24-26 Sept. 2002 Page(s):763 - 766
	AbstractPlus Full Text: PDF(944 KB) IEEE CNF
	9. Saw singulation characterization on high profile multi chip module packa leadframe Anuar, N.; Taib, A.;
	Electronics Packaging Technology Conference, 2004. EPTC 2004. Proceeding 8-10 Dec. 2004 Page(s):298 - 302
	AbstractPlus Full Text: PDF(705 KB) IEEE CNF
	10. Physical planning of on-chip interconnect architectures Hongyu Chen; Bo Yao; Feng Zhou; Chung-Kuan Cheng; Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 20 International Conference on 16-18 Sept. 2002 Page(s):30 - 35
	Digital Object Identifier 10.1109/ICCD.2002.1106743
	AbstractPlus Full Text: <u>PDF(</u> 392 KB) IEEE CNF
m	11. A 1 GHz PA-RISC processor Tsai, L.C.;
	Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC. 20 International
	5-7 Feb. 2001 Page(s):322 - 323 Digital Object Identifier 10.1109/ISSCC.2001.912657
	AbstractPlus Full Text: PDF(136 KB) IEEE CNF
	12. RAISE: a detailed routing algorithm for SRAM based field-programmable using multiplexed switches Baena-Lecuyer, V.; Aguirre, M.A.; Torralba, A.; Franquelo, L.G.; Faura, J.;
	Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE Interna on
	Volume 6, 31 May-3 June 1998 Page(s):430 - 433 vol.6 Digital Object Identifier 10.1109/ISCAS.1998.705303
	AbstractPlus Full Text: PDF(340 KB) IEEE CNF
	13. A spreadsheet method for studying neural networks Walter, D.C.; McMillan, M.M.; Applied Computing, 1990., Proceedings of the 1990 Symposium on
	repried computing, 1330., Florecumys of the 1330 Symposium Off

Digital Object Identifier 10.1109/SOAC.1990.82138 AbstractPlus | Full Text: PDF(260 KB) IEEE CNF 14. Wafer scale integration (WSI) of programmable gate arrays (PGA's) McDonald, J.F.; Dabral, S.; Philhower, R.; Russinovich, M.E.; Wafer Scale Integration, 1990. Proceedings., [2nd] International Conference of 23-25 Jan. 1990 Page(s):329 - 338 Digital Object Identifier 10.1109/ICWSI.1990.63917 AbstractPlus | Full Text: PDF(588 KB) IEEE CNF 15. Interconnection method of liquid crystal driver LSIs by TAB-on-glass and ***** using anisotropic conductive film and monosotropic heat seal connector Reinke, R.R.; Electronic Components and Technology Conference, 1991. Proceedings., 41s 11-16 May 1991 Page(s):355 - 361 Digital Object Identifier 10.1109/ECTC.1991.163900 AbstractPlus | Full Text: PDF(492 KB) IEEE CNF 16. Effect of communication delay on gracefully degradable WSI processor a ******* performance Landis, D.L.; Nigam, N.; Wafer Scale Integration, 1993. Proceedings., Fifth Annual IEEE International C 20-22 Jan. 1993 Page(s):185 - 192 Digital Object Identifier 10.1109/ICWSI.1993.255260 AbstractPlus | Full Text: PDF(276 KB) IEEE CNF 17. A VLSI 128-processor chip for multiresolution image processing Albanesi, M.G.; Cantoni, V.; Ferretti, M.; Mainieri, F.; Massively Parallel Computing Systems, 1994., Proceedings of the First Interna Conference on 2-6 May 1994 Page(s):296 - 307 Digital Object Identifier 10.1109/MPCS.1994.367066 AbstractPlus | Full Text: PDF(828 KB) IEEE CNF 18. Fault isolation via components simulation ____ Saeks, R.; Singh, S.; Ruey-Wen Liu; Circuits and Systems, IEEE Transactions on [legacy, pre - 1988] Volume 19, Issue 6, Nov 1972 Page(s):634 - 640 AbstractPlus | Full Text: PDF(704 KB) IEEE JNL 19. Analysis of linear active (n+l)-poles by simple transformations of the nod ____ matrix Thielmann, H.; Circuits and Systems, IEEE Transactions on [legacy, pre - 1988] Volume 20, Issue 5, Sep 1973 Page(s):575 - 577 AbstractPlus | Full Text: PDF(344 KB) | IEEE JNL

5-6 April 1990 Page(s):42 - 44

Help Contact Us Privacy &:

@ Copyright 2005 (EEE --

#Inspec*